January 2000 Revised June 2005

FAIRCHILD

SEMICONDUCTOR

74VCX162373

Low Voltage 16-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs and 26Ω Series Resistors in Outputs

General Description

The VCX162373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear to be transparent to the data when the Latch enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH, the outputs are in a high impedance state.

The VCX162373 is also designed with 26Ω resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers and bus transceivers/transmitters.

The 74VCX162373 is designed for low voltage (1.4V to 3.6V) $\rm V_{CC}$ applications with I/O compatibility up to 3.6V.

The 74VCX162373 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.


Features

- 1.4V-3.6V V_{CC} supply operation
 3.6V tolerant inputs and outputs
- $\blacksquare 26\Omega \text{ series resistors in outputs}$
- $\blacksquare t_{PD} (I_n \text{ to } O_n)$
- 3.3 ns max for 3.0V to 3.6V $\rm V_{CC}$
- Power-off high impedance inputs and outputs
- Support live insertion and withdrawal (Note 1)
- Static Drive (I_{OH}/I_{OL}) ±12 mA @ 3.0V V_{CC}
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance:
 - Human body model > 2000V
 - Machine model > 200V

Note 1: To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Ordering Number	Package Number	Package Description
74VCX162373MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also available in	Tape and Reel. Specify	by appending suffix letter "X" to the ordering code.



Pin Descriptions

Pin Names	Description
OEn	Output Enable Input (Active LOW)
LEn	Latch Enable Input
I ₀ -I ₁₅	Inputs
O ₀ -O ₁₅	Outputs

Connection Diagram

0E1 -	1	\bigcirc	48	_ LΕ ₁
o ₀ —	2		47	- I ₀
o ₁ —	3		46	- h
GND —	4		45	— GND
0 ₂ —	5		44	- 1 ₂
o ₃ —	6		43	— I ₃
v _{cc} —	7		42	— v _{cc}
0 ₄ —	8		41	— I ₄
0 ₅ —	9		40	— 1 ₅
GND —	10		39	- GND
0 ₆ —	11		38	— 1 ₆
0 ₇ —	12		37	- 1 ₇
0 ₈ —	13		36	- 1 ₈
o ₉ —	14		35	- I ₉
GND —	15		34	- GND
0 ₁₀ —	16		33	- 4 ₁₀
0 ₁₁ —	17		32	— h 1
v _{cc} —	18		31	- v _{cc}
0 ₁₂	19		30	- 1 _{1 2}
0 ₁₃ —	20		29	- I _{1 3}
GND —	21		28	- GND
0 ₁₄ —	22		27	— '₁₄
0 ₁₅ —	23		26	- 45
OE2 -	24		25	- LE2

Functional Description

The 74VCX162373 contains sixteen edge D-type latches with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE_n) input is HIGH, data on the I_n enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time

Truth Tables

	Inputs		Outputs
LE ₁	OE ₁	I ₀ –I ₇	0 ₀ –0 ₇
Х	Н	Х	Z
Н	L	L	L
н	L	н	н
L	L	х	O ₀
	Inputs		Outputs
LE ₂		I ₈ –I ₁₅	0 ₈ -0 ₁₅
LE ₂	OE ₂	I ₈ –I ₁₅ X	-
			0 ₈ –0 ₁₅
Х	Н	Х	0 ₈ -0 ₁₅ Z

н = HIGH Voltage Level L = LOW Voltage Level


= Immaterial (HIGH or LOW, inputs may not float)

X Z = High Impedance

 $O_0 = Previous O_0$ before HIGH-to-LOW of Latch Enable

its I input changes. When LE_n is LOW, the latches store information that was present on the I inputs a setup time preceding the HIGH-to-LOW transition on ${\sf LE}_{\sf n}.$ The $3-STATE \ \text{outputs} \ \underline{\text{are}} \ \text{controlled} \ \text{by the Output Enable} \\ \overline{(OE_n)} \ \text{input. When } \overline{OE_n} \ \underline{\text{is LOW}} \ \text{the standard outputs are in}$ the 2-state mode. When $\overline{\text{OE}}_n$ is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.





www.fairchildsemi.com

Absolute Maximum Ratings(Note 2)

Supply Voltage (V _{CC})	-0.5V to +4.6V
DC Input Voltage (V ₁)	-0.5V to +4.6V
1 5 ()	-0.3 10 +4.0 1
Output Voltage (V _O)	
Outputs 3-STATED	-0.5V to +4.6V
Outputs Active (Note 3)	–0.5V to V _{CC} +0.5V
DC Input Diode Current (I _{IK}) $V_I < 0V$	–50 mA
DC Output Diode Current (I _{OK})	
$V_{O} < 0V$	–50 mA
$V_{O} > V_{CC}$	+50 mA
DC Output Source/Sink Current	
(I _{OH} /I _{OL})	±50 mA
DC V _{CC} or GND Current per	
Supply Pin (I _{CC} or GND)	±100 mA
Storage Temperature Range (T_{STG})	–65°C to +150°C

Recommended Operating Conditions (Note 4)						
Power Supply						
Operating	1.4V to 3.6V					
Input Voltage	-0.3V to +3.6V					
Output Voltage (V _O)						
Output in Active States	0V to V _{CC}					
Output in "OFF" State	0.0V to 3.6V					
Output Current in I _{OH} /I _{OL}						
V _{CC} = 3.0V to 3.6V	±12 mA					
$V_{CC} = 2.3V$ to 2.7V	±8 mA					
V _{CC} = 1.65V to 2.3V	±3 mA					
$V_{CC} = 1.4V$ to 1.6V	±1 mA					
Free Air Operating Temperature (T _A)	-40°C to +85°C					
Minimum Input Edge Rate ($\Delta t / \Delta V$)						
$V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	10 ns/V					
Note 2: The Absolute Maximum Ratings are those	values beyond which					

74VCX162373

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_O Absolute Maximum Rating must be observed.

Note 4: Floating or unused inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	v _{cc}	Min	Мах	Units
Symbol	, arameter	Conditions	(V)	IVIIII	WIdX	Units
V _{IH}	HIGH Level Input Voltage		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		v
			1.65 - 2.3	$0.65 \times V_{CC}$		v
			1.4 - 1.6	$0.65 \ \mathrm{x} \ \mathrm{V_{CC}}$		
V _{IL}	LOW Level Input Voltage		2.7 - 3.6		0.8	
			2.3 - 2.7		0.7	v
			1.65 - 2.3		$0.35 \times V_{CC}$	v
			1.4 - 1.6		$0.35 \times V_{CC}$	
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.7 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.7	2.2		
		I _{OH} = -8 mA	3.0	2.4		
		I _{OH} = -12 mA	3.0	2.2		
		$I_{OH} = -100 \ \mu A$	2.3 - 2.7	V _{CC} - 0.2		
		$I_{OH} = -4 \text{ mA}$	2.3	2.0		v
		I _{OH} = -6 mA	2.3	1.8		v
		I _{OH} = -8 mA	2.3	1.7		
		$I_{OH} = -100 \ \mu A$	1.65 - 2.3	V _{CC} - 0.2		
		$I_{OH} = -3 \text{ mA}$	1.65	1.25		
		$I_{OH} = -100 \ \mu A$	1.4 - 1.6	V _{CC} - 0.2		
		$I_{OH} = -1 \text{ mA}$	1.4	1.05		

e de
~
က
2
Q
~
×
65
×
\leq
4

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{cc}	Min	Max	Units
.,	- alameter	Conditions	(V)			
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \ \mu A$	2.7 - 3.6		0.2	
		$I_{OL} = 6 \text{ mA}$	2.7		0.4	
		$I_{OL} = 8 \text{ mA}$	3.0		0.55	
		$I_{OL} = 12 \text{ mA}$	3.0		0.8	
		I _{OL} = 100 μA	2.3 - 2.7		0.2	
		$I_{OL} = 6 \text{ mA}$	2.3		0.4	V
		I _{OL} = 8 mA	2.3		0.6	
		I _{OL} = 100 μA	1.65 - 2.3		0.2	
		$I_{OL} = 3 \text{ mA}$	1.65		0.3	
		I _{OL} = 100 μA	1.4 - 1.6		0.2	
		I _{OL} = 1 mA	1.4		0.35	
I	Input Leakage Current	$0 \leq V_I \leq 3.6V$	1.4 - 3.6		±5.0	μA
l _{oz}	3-STATE Output Leakage	$0 \leq V_O \leq 3.6V, \ V_I = V_{IH} \ or \ V_{IL}$	1.4 - 3.6		±10.0	μA
I _{OFF}	Power-OFF Leakage Current	$0 \leq (V_I, V_O) \leq 3.6V$	0		10.0	μA
Icc	Quiescent Supply Current	$V_I = V_{CC}$ or GND	1.4 - 3.6		20.0	μA
		$V_{CC} \leq (V_I, V_O) \leq 3.6V \text{ (Note 5)}$	1.4 - 3.6		±20.0	μA
∆l _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μA

Note 5: Outputs disabled or 3-STATE only.

AC Electrical Characteristics (Note 6)

Symbol	Parameter	Conditions	v _{cc}	$T_A = -40^{\circ}$	C to +85°C	Units	Figure
Symbol	Farameter	Conditions	(V)	Min	Max		Number
t _{PHL}	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500 \Omega$	$\textbf{3.3}\pm\textbf{0.3}$	0.8	3.6		
t _{PLH}	LE to O _n		$\textbf{2.5}\pm\textbf{0.2}$	1.0	4.9	ns	Figures 1, 2
			$\textbf{1.8}\pm\textbf{0.15}$	1.5	9.8		
		$C_L = 15 \text{ pF}, \text{ R}_L = 2k\Omega$	1.5 ± 0.1	1.0	19.6		Figures 7, 8
t _{PHL}	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$\textbf{3.3}\pm\textbf{0.3}$	0.8	3.3		
t _{PLH}	I _n to O _n		2.5 ± 0.2	1.0	4.5		Figures 1, 2
			$\textbf{1.8}\pm\textbf{0.15}$	1.5	9.0	ns	., -
		$C_L = 15 \text{ pF}, \text{ R}_L = 2k\Omega$	1.5 ± 0.1	1.0	18.0		Figures 7, 8
t _{PZL}	Output Enable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$\textbf{3.3}\pm\textbf{0.3}$	0.8	3.9		
t _{PZH}			$\textbf{2.5}\pm\textbf{0.2}$	1.0	5.4		Figures 1, 3, 4
			$\textbf{1.8} \pm \textbf{0.15}$	1.5	9.8	ns	1, 0, 4
		$C_L = 15 \text{ pF}, \text{ R}_L = 2k\Omega$	1.5 ± 0.1	1.0	19.6		Figures 7, 9, 10
t _{PLZ}	Output Disable Time	$C_L = 30 \text{ pF}, R_L = 500 \Omega$	$\textbf{3.3}\pm\textbf{0.3}$	0.8	4.0		
t _{PHZ}			2.5 ± 0.2	1.0	4.4		Figures 1, 3, 4
			1.8 ± 0.15	1.5	7.9	ns	., ., .
		$C_L = 15 \text{ pF}, \text{ R}_L = 2k\Omega$	1.5 ± 0.1	1.0	15.8		Figures 7, 9, 10
t _S	Setup Time	$C_L = 30 \text{ pF}, R_L = 500 \Omega$	$\textbf{3.3}\pm\textbf{0.3}$	1.5			
			$\textbf{2.5}\pm\textbf{0.2}$	1.5			Figures 1,6
			1.8 ± 0.15	2.5		ns	., 0
		$C_L = 15 \text{ pF}, \text{ R}_L = 2k\Omega$	1.5 ± 0.1	3.0			Figures 6, 7
t _H	Hold Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$\textbf{3.3}\pm\textbf{0.3}$	1.0			
			$\textbf{2.5}\pm\textbf{0.2}$	1.0			Figures 1, 6
			1.8 ± 0.15	1.0		ns	., 5
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	2.0			Figures 6, 7

www.fairchildsemi.com

Symbol	Parameter	Conditions	V _{CC}	V _{CC} T _A = -40°C to +85°		Units	Figure
Symbol			(V)	Min	Max	Units	Number
t _W	Pulse Width	$C_L = 30 \text{ pF}, \text{ R}_L = 500 \Omega$	$\textbf{3.3}\pm\textbf{0.3}$	1.5			
			$\textbf{2.5}\pm\textbf{0.2}$	1.5			Figures 1, 5
			1.8 ± 0.15	4.0		ns	., 0
		$C_L = 15 \text{ pF}, \text{ R}_L = 2k\Omega$	1.5 ± 0.1	4.0			Figures 5, 7
t _{OSHL}	Output to Output Skew	$C_L = 30 \text{ pF}, \text{ R}_L = 500 \Omega$	$\textbf{3.3}\pm\textbf{0.3}$		0.5		
t _{OSLH}	(Note 7)		2.5 ± 0.2		0.5	ns	
			$\textbf{1.8}\pm\textbf{0.15}$		0.75	115	
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1		1.5		

Note 6: For C_L = $50_P F,$ add approximately 300 ps to the AC maximum specification.

Note 7: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).


Dynamic Switching Characteristics

Symbol	Parameter	Conditions	v _{cc}	$T_A = +25 ^{\circ}C$	Units
		Conditions	(V)	Typical	onits
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.15	
			2.5	0.25	V
			3.3	0.35	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.15	
			2.5	-0.25	V
			3.3	-0.35	
V _{OHV}	Quiet Output Dynamic Valley V _{OH}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.55	
			2.5	2.05	V
			3.3	2.65	

Capacitance


Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
			Typical	
CIN	Input Capacitance	V_{CC} = 1.8V, 2.5V or 3.3V, V_{I} = 0V or V_{CC}	6	pF
C _{OUT}	Output Capacitance	$V_I = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C _{PD}	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz},$	20	pF
		$V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$		

74VCX162373



www.fairchildsemi.com

6



www.fairchildsemi.com

